<u>T/T</u>								Page (1)
Section 2		ELECTRICAL			2			
	•	Contents	. C	hap.				
Int	roduction		•	1		9 6	•	* 1
	cessor motherboard gram card (1601)	(1600)		3	,		,	***************************************
Mem	ory card (1602) ial link cards F &	R (1605)		4 5	,	5		
VDU 48	Interface card () - Way channel card	604) 1 (1603)		6 7	,	24		
LED	mimic cards, 60 a	and 120 (1607,1	615) items	8	,			
	(lóØ6,loger supply unit &	309,1610,1611)		9 1Ø				
:Man	ual fader wing leo display unit			11	}			
( Flo	oppy disc unit			13	To	be issue	d	
Rac	ijo link for rigge: Patch	rs		15 16	7 6	be issue iter	- OC	
Sub	o-master unit interf	ace card		17 18		•		
	t set			19	]	2		•

	^ ' '	Down		
	Contents	Para 		
General Levels of logic used	,	1 4		
CMOS Technology		6 8		
Hexadecimal numbering Motherboard bus		11		
1.	Illustrations_	Fig.		
Duet desk : system bl	ock diagram	1		¥6
	Tables	Table		
. Hexadecimal conversion	on example.	1		
<u>General</u>			<del></del>	
the exception of the present without affecting the of the refore advantageous peripheral unit separate.  2. The heart of the sylogic, all of which is 2 Chap. 2). A bus system printed circuit cards a with interface sockets connect to the motherboard.	peration of other to describe each ely.  stem is the micro contained on the mother of the state	parts of the printed circui oprocessor with processor moth pard connects to applicable, sepure desk. Front	system. It is t card or  its supportierboard (Secton all the pluarately connepanel control	ng ion g-i
3All_system_options,	whether plug-in	printed circui	t cards or	
separate units are desc should be consulted to applicable or not.	ribed in this sec	ction. The OPTI	ONS section	
Levels of logic used				·
4. Levels of logic in specific circuit diagra applicable. Circuit dia waveforms where appropr	m should be consugrams show the op	ulted to determ Derative edge o	ine which is f control	the
(a) TTL logic where le (b) CMOS logic where l (c) certain analogue m OV.	evels of +5V and	OV (nominal) ar	e used and hich use +15V	an
5. Additionally analog		tion and the second second second		

6. The DUET system makes considerable use of complementary metal oxid semi-conductor (CMOS) technology. Briefly this means that logic gates

T ET/T

Page 2

are constructed using the complementary operation of cascaded pairs of npn and pnp field effect transistors.

7. The main, but not the only advantage of this is the low power consumption. Any gate of this type consumes no power when in a settled state, only at the time of switching is current drawn and power consumed. Power consumption increases as operational speed increases but with modest operational speed heat conditions are minimised and design density can be increased. N.B. CMOS devices are extremely static sensitive and should only be handled in the prescribed manner. For details consult the static senstive warning in the preliminary pages.

#### Haxadecimal numbering

- 8. A hexadecimal system of numbering (i.e. counting up to 16) has been adopted for DUET. Whilst this is mainly concerned with specifying addresses and is therefore primarily a programming tool, it does occur on certain of the circuit diagrams pertaining to the following chapters.
- 9. There are 16 address lines which can be considered as four groups of four lines. Four binary lines can be expressed indecimal as a count from 0-15, but in hexadecimal 10 to 15 are abbreviated to one character.

  Hexadecimal counting follows a simple claracter.

Hexadecimal counting follows a simple alpha-numeric sequence progressing from 0-9 and continuing from A-F. 16 binary address lines are thus expressed as four hexadecimal digits. (Table 1)

Address bit no. Binary	1		13		.11	10	9	જ	7	6	5	4	3	2	1	0
Decimal	0	0	0	0	0			1	1	1	1	1	1	1	1	1

# Table 1. Hexadecimal conversion example

10. In comparing hexadecimal numbering with 1K areas of address decoding (those areas of 1024 addressable bytes of data most commonly handled by memory devices) it is the second hexadecimal digit which counts 1/4 K areas. Multiples of four: 0.4.8.C in this second position therefore designate a 1K block. For example the OK address area extends from 0000 to 03FF and the 1K address area from 0400 to 07FF. The example shown in Table 1 is thus the highest address in the 1K area.

**7803** 

Issue

# Motherboard bus 11. Intercommunication between the microprocessor and program, memory and interface cards is conducted along the motherboard bus system. This has twelve identically wired card slots which allow considerable interchangability of cards within the twelve slots. Apacity 12. Pasitions 7.8 and 9 are allocated for memory card use starting with 4% in position 7 and building up to 24% apacity mesitions 7-9 (thap 4, table 1). Positions 10.11 and 12 are allocated for channel cards on a progressive basis, starting at position 10. Unused slots at this end of the bus, together with slots 1-6 can be used by any card as required. 13. Full details of pin to pin wiring, the signals carried and a description of their use is given on the block schematic diagram at the beginning of the CIRCUITS section.

Sect.	2 Chap.2	PROCE	SSOR MOTHERBOARD	(1000)
·	_		Contents	Para
	General			
	CROPROCESS INC	3	ž	
	Concepts			4
	Microproces:	or interfa	ace	9
	Microprocess	sor control	l signals	11
	Microproces:	sor bus cor	ntrol	12
	Microproces:	sor registe	ers	13
	Clock and re	eset		1.4
	Bus control			16
	Address buf:			18
	Address dec			19
	Random acce			21
COiv	TROLS AND M	IMICS		22
	<u>Controls</u> and	d mimic add	dress decode	22
	Contact sel			23
	Wheel opera	tion		25
	Wheel movement			26
	Buffering a	nd data gai	te	32
			cs and displays	33
	Display dri	vers		34 35
	Blink drive			33
FAL	DE PROCESS IN			26
	<u>Outline req</u>	uirement		36 38
	The periphe	ral interfa	ace adaptor	41
		al registe	r A	42
		register A	istors A and B	43
			isters A and B	45
		al registe:	r B	46
	Fade proces	register B		47
	Hardware de			
	Clock co			52
		and data 1	atches	53
	Address		4001.02	54
	Digital	to analogu	e 🖼 fade regist	
	Fader co	ntrols and	analogue to digi	
( <del>-</del>	processi	na		64
	Flash fa			67
	Channel			6.9
		control	2	70
		Associa	ted Illustrations	ī
				Fig.
	Fade proces	sing : fun	ctional structure	2.2.1
	Fade proces	sing : cal	culation structur	
	Fade proces	sing : dig	ital to analogue	
		and	fade registers	2.2.3
	DUET mother	board: fun	ctional block dia	agram 2.2.4
met ne ne ne	7. EE. 4 <sup>7 8</sup> 5 × •	Tables		
end years	# XP=			Tabl e
	Wheel movem	mant truth	table	
	Fade proces			2
	Trade hroces	o calactic	n addressing	3
	Digitisatio	n serectio	II dod coorna	

#### General

- 1. The principal element on the motherboard is the microprocessor which runs the system control program. This program is contained in permenant memory on a plug-in program card. Battery maintained read/write memory cards can also be added to provide lighting memory, as can channel output cards to interface to external dimmers.
  - 2. Associated with the microprocessor on the motherboard are switch, lamp and display interfaces to allow the operator communication with the control program, and an analogue fade processing network to calculate and output the playback fades. Description of these areas also includes their associated panel controls and wiring.
  - 3. Motherboard description is written with reference to the motherboard functional block diagram (fig.2.2.4) and to the three sheets of motherboard circuit diagram. Text support illustrations are included where considered necessary.

#### MICROPROCESS ING

Circuit diag.sh.1

#### Concents

- 4. The microprocessor (MPU., IC69) supports the control program, with read-only memories (ROM) holding program instructions and random access memories (RAM) used for temporary storage and retrieval of data. A peripheral interface adaptor unit (PIA) is used to bridge between the microprocessor and the processing logic.
- 5. The MPU and PIA are complex items which are described in outline in the relevant descriptive areas with particular emphasis on their use within DUET. Product information on the microprocessor system used (Motorola 6300) is contained in the APPENDIX section.
- 6. The MPU can be looked upon as the master controller executing the program by performing a series of tasks involving both logical decisions and calculations. To this end it produces (and varies through the program) addressing sequences.
  - 7. The PIA is subsidary to the MPU and is used by sub routines associated with the fade processing.
  - 9. The memory devices are faily straight forward in operation:
    - (a) A ROM contains fixed data at each of its addresses, which can only be read out on a non-destructive basis
    - (b) A RAM can have data written into it and read from it, but this data is only held as long as power is maintained.

#### Microprocessor interface

- 9. The MPU generates an address bus of 16 bits, it inputs and outputs a data bus of 8 bits and also responds to and generates a variety of control lines. Microprocessor interfacing is at standard TTL levels.
- 10. Microprocessor control inputs and outputs, as used by DUET, fall into two categories; those used in the control of the processor itself and those generated by the processor on the control bus. In the first category are the clocking timing and resetting signals provided by the system and applied to the microprocessor. In the second category are those signals with which the MPU controls, and is controlled by, the carious parts of the overall system. These two categories are not completely self-contained and the next two paragraphs (which list these signals) include duplications.

# <u> Microprocessor control signals</u>

- 11. (a) The clock for the system operates at a minimum period of 1.1uS. It consists of two phase, non overlapping pulses - 01 and 02.
  - (b) Paset initialises the microprocessor (as well as the interfaces) and forces a restart of the program at the user defined starting address.
  - (c) Data Bus Enable (DBE) removes the data bus from its high impedance mode. It is the complement of the Ø clock.

# Microprocessor bus control

- 12. (a) Clock for the microprocessor bus is a buffered version of the system - gefnerated 02 clock.
  - (b) Reset is required by the system to insure an organised restart.
  - (c) Halt, synchronised by the clock generator, can be used to stop the microprocessor, and place the data, address and relevant control lines into a high impedance state, allowing an external device to gain control of the bus.
  - (d) Interrunt request (IRO) is generated when an external device event occurs, requiring the normal program to be interrupted and a special service routine to be performed instead. The MPU will normally allow the interrupt at the end of its current instruction, out this is controlled by bit 4 of the condition code register (para 13(e)).
  - (e) <u>Non-maskable interrupt (NMI)</u> is similar to IRO except that the MPU <u>must allow the</u> interrupt at the end of its current cycle
  - (f) Read/write (R/A) defines the direction of data transfer.
  - (c) Valid memory address (VMA) indicates that a data transfer will take place on the current cycle.
  - (h) Bus available (BA) acknowledges that the data address and control lines are in their nigh impedance mode.

# Microprocessor registers

- 13. The MPU contains three 16-bit registers and three 8-bit registers all of which are used in the execution of the DUET program. These are :
  - (a) Program counter, 16-bits, which points to the next program instruction address.
  - (b) Stack pointer, 16-bits, which contain the address of the next available memory location in the stack. This stack, located in RAM, is used to contain the return address for sub routines and also the original processor state whilst servicing interrupts.
  - (c) Index register, 16-bits, which is used to store the memory address for indexed mode addressing.
  - Accumulators A and B. 8-bits each, are used to hold operands and results of an arithmetic calculations.
  - (e) Condition code registers, 8-bits (0-7) with bits 6 and 7 at logic I. This indicates the results of an arithmetic calculation as follows :-
    - Rit 0 Carry (from bit 7 of the accumulators)
    - Bit 1 Overflow.
    - Bit 2 Zero\_
    - Bit 3 Negative
    - Bit 5 Half carry (from bit 3)
    - Additionally, bit 4 is the interrupt mask bit,  $\emptyset = IRQ$  and I = IRQPMI (para 12(d) and (e)).

#### Clock and reset

- 14. Clocking is based upon a crystal oscillator operating at 10 MHz.

  This is followed by a divide-by 16 counter (IC78) operating together with divide-by-two D-type bistables (IC73,74) and discrete components to produce two anti-phased, non-overlapping OV/5V clocks, designed 01 and 02. 01 is solely for microprocessor use while 02 is used both by the microprocessor and the rest of the system. Data bus enable (DBE), used by the microprocessor, is at TIL and is produced by IC74 from the 02 clock timing.
  - 15. The reset pulse is the product of a compound voltage sensing circuit (VT58 to VT64) monitoring all the motherboard (and system) do supplies (+15V, -15V, +5V). Failure of any supply thus causes a reset action. This is the case at the time of switch-on. Manual reset can also be effected by pressing the PRESET push on the motherboard. An LED within this switch indicates, however the reset is incurred.

#### Bus control

- 16. Microprocessor generated address lines AO-A15 together with control signals read/write (R/W) and valid memory address are under the control of the microprocessor produced signal, bus available (BA) (IC 65 75 30). During microprocessor operation BA keeps the bus lines open. Only when the microprocessor receives the HALT signal (IC73) does BA become active and release the address and data bus, R/W and VMA.
  - 17. The data bus on the motherboard is gated at two junctions to orgainse\_correct\_directional flow of data in accordance with the read/write cycle operation. These two junctions are where the data bus is accessed by the MPU (IC63,64) and where the data bus is accessed by the motherboard peripheral devices (IC56,57). In this latter case address bits Al2 to Al5 inhibit motherboard data bus access at address locations above those allocated OK-3K (para 20).

#### ... Address buffering

18. Address buffering separates the address bits 0-9 (specific addressing within each 1K block of addresses) used by the motherboard peripheral devices from the address bus (IC37,43). The address bus itself is buffered from the MPU by the BA controlled gate, (IC65,75,80) (para 16).

#### Address decodina

- 19. Address decoding for the motherboard uses a section of a 4-line to 10-line decoder (IC50) arranged as a 2-line to 4-line decoder. Add ress bits Al0 and All are decoded from the binary representation of the OK to 3K address area into four 1K address area control lines. Address bits Al2 to Al5 inhibit motherboard operation at higher addresses.
- 20. Within the motherboard the following address block allocations apply:
  - 3K Contacts, mimics and display interfacing
  - 2K Fade processing interface
  - 1K Random access memory for general MPU use

#### Random access memory (basic program)

- 21. The motherboard contains 2K (blocks OK and IK) of 8-bit random access memory (IC36,41,42,48) which is used by the microprocessor in carrying out the basic program. Data areas contain
  - (a) Channel stores (A,B,T and S etc.)
  - (b) Stack data
  - (c) Temporary data areas (flags, partical products, etc)

#### CONTROLS AND MIMICS

Circuit diag. Sh.2

#### Control and mimic address decode

22. Control and mimic address decoding consists of a straightforward 4-line to 16-line decoder (IC38) gated by CLK and the 3K address area line. It decodes the binary address lines AO, A1, A2 together with R/W so that, of the 16 outputs, the seven associated with the mimic displays (M1-M7) operate during write-time and the eight associated with contacts (CON Ø to CON 7) operate during read-time. The zero line output is used as a test point.

#### Contact selection (push switches)

- 23. Selection of required operations is carried out from the front panel. In the interest of descriptive continuity, control selection is considered here (as well as in the front panel description, chap. 2.9).
- 24. The front panel motherboard contains a seven by eight diode matrix. COI Ø to CON 6 is applied to this matrix in the seven bit plane and output, CON D Ø to CON D 7, is taken from the eight-bit plane. Bridging the matrix intersections are the push switches, each with a series diode to prevent reverse current flow. CON Ø-7 (via buffering, VT5 VT12, and a data gate, IC 17,18) are put onto the data bus DO D7. Thus there are seven bytes, each of eight bits which carry the push switch selection information. An eighth byte, contiguous with these seven and gated by CON 7 is used by eight bits representing wheel movement (para 31).

#### Theel operation

25. An encoder, contained within the front panel wheel assembly produces, when the wheel is rotated, two square wave outputs 92 apart. From the timing relationship of these two signals can be determined whether the wheel is moving up (away from the operator) or down (towards the operator). The repitition speed of the pulses represents the speed of wheel movement, and a count of the pulses determines the amount of movement. There are 256 cycles per complete revolution of the wheel providing four edges per cycle which enables 256 pulses to be derived from a 92° quadrant of wheel movement. Based on these an parameters, logic on the motherboard encodes wheel movement into 8-bit 2's complement value.

#### Wheel movement calculation

26. Wheel calculation logic is independently clocked at a frequency of 50KHz, a period of 20uS. The incoming 01 and 02 signals are square waves phased 90° apart. By checking the continuing relationship of 01 to 02 and comparing the directional change of a waveform edge of one 0 against the steady state of the other it is possible to build up a truth table defining forward and reverse wheel movement.

		Ø STEADY STATE						
91	U CHANGE	01 = 1	Ø1 = Ø	Ø2 = 1	Ø2 = Ø			
	Ø1 UP	NOT	VALID	REV	FWD "			
	ØI DOWN	NO1	VALID ——	FWD	REV			
	Ø2 UP	FriD	REV		_			
· ·	MS DOWN	REV	FWD '	NOT V	ALID ——			

#### Table I Wheel movement truth table

- 27. The 16 sections of table I are converted in binary form by using four clocked latches (IC66). Two latches give a first-sample of the two inputs and then feed back to the other two which give a second sample when next clocked. Four outputs giving 16 comparative possibilities are thus produced and are used to address two multiplexers (IC60,67).
- 28. These multiplexers are used essentially as decode switches, applying the OV input to either an UP rail or a DN rail. The eight invalid comparasions of table I (when like is compared with like) are not connected on the multiplexers.
- 29. Next comes two serially connected up/down counters (IC44,51), wired to count each time they are enabled by the UP or the DN rail. Count direction can be rever sed by DN, UP being the natural mode. The count output is in 8-bit binary form. When counting down the starting state of all Ø's changes to all I's and subsequently bit 7 is used as the direction bit (I = down).
- 30. Whichever direction of count is defined it must not exceed the counting capability of the counter. Exclusive OR gating (IC45), linked in with the counter enable line (IC52), ensures this and prevents counting beyond 120 pulses in either direction.
- 31. Data is gated out through transistors VT19-26 by CON 7 to share the access path to data bus with the contact selections (para 24). The trailing edge of CON 7, via C5 and R140, is used to reset the up/down counters so that each access reads the count of the wheel movement since the previous access.

#### Buffering and data gate

32. The eight bytes containing from tpanel switch selection and wheel movement data are buffered by transistors VT5 to VT12 and gated onto the data bus during read-time when the MPU is operating in the 3K address area.

# Data latches for mimic and displays

33. Mimics and displays on the fron top anel are driven during write time in the 3K address area. Address decode lines MI - M7 are applied to seven multiple latch elements (IC 23,26,31,35,40,47,54,61) on their clock inputs. Each element contains four or six latches with common clock so that 6 or 8 data bits are latched at the seven addresses. It should be noted that coding of mimic drive is arbitary (to aid the program) and in most cases differs from the contact coding of the same function (see address map in PROGRAM section).

#### \_Display\_drivers\_

34. Mimic outputs (those front panel pushes which have internal illumination) are transistor driven following data latching. Numeric displays are driven by 4-line BCD to 7-segment decoders (IC39,46,53) to drive each segment of each numeral. The hundred figure of the channel/memory control number is transistor driven as are the two parts of the plus and minus characters.

#### Blink Drive

35. The blink function is a mimic bit which is continuously cycled by the program and gated with the appropriate warning mimic driver to cause the warning mimics to blink. Transistor drive (VT31,32) applies it to the warning (triangle) LED indicator on the front panel and the decimal points of the channel/memory numberic indicator. The blink program output also goes to the circuits providing channel decode and drive to the channel mimic LED display, and to the control bus for use by the VDJ.

#### FADE PROCESSING

#### Outline requirement

- 36. The requirement of fade processing is to effect a smooth transfer of stage lighting from one lighting state to another. One lighting state may be zero, in which case a straightforward fade is executed, either up or down. Where two lighting states are defined, however, the process of bringing the new state up while taking the old state down must be achievable without causing a 'dip' in overall stage lighting. This is known as a dipless crossfade.
- 37. A particular structure accommodating the manual (A and B) and timed (T) faders into a program controlled system culminating in the output (grand master) fader control is used. Additionally, flash (full or out) and external manual fader wing provisions are incorporated. Fig. 2.2.1 shows a broad outline of the system structure used by DUET. It should be noted that as the hardware operates under program control, utilising the same elements several times within a routine, Fig. 2.2.1 is highly idealised. The calculation performed sequentially for each fader channel is shown in Fig. 2.2.2.

(Figs 2.2.1 & 2.2.2 to go in-text as near here as possible)

# The peripheral interface adaptor

- 38. Fade processing revolves around the peripheral interface adaptor (PIA) and a sequence of 13 program addressed digital to anologue conversions. A channel sequence of operations has to be evolved and fitted into an overall fade processing cycle so that individual channel requirements can be implemented whilst also being subjected to levels set by the faders.
- \_\_39. \_\_To accomplish these objectives the PIA uses its peripheral interface bus A to output the current channel number being processed (CHN) - CHN 6) and its peripheral interface bus B as individual input/output flags. Bits BI to B5 of this highway are outputs which control fade processing and bit 7 is an input used in analogue to digital conversions. Both highways interface (via internal control and direction registers) with the data bus DØ to D7 and hence with the main program.
- at four addresses in the upper half of The PIA operates . the 2K address area. Address bit 1 defines whether the data bus is routed towards peripheral bus A (A1 =  $\emptyset$ ) or peripheral bus B (A1 = 1) and address bit 0, in conjunction with bit 2 of the control register, which is programmed (para 42,46), determines internal direction and routing. Data handling registers within the PIA make its operation, as viewed from the microprocessor that of four memory locations which are treated in the same manner as any other read/write memory. These registers are :-
  - Peripheral register A (PRA)/Data direction register A (DDRA) (a)
  - Control register A (CRA)
  - Peripheral register B (PRB)/Data direction register B (DDRB) (b) (c)
  - Control register B (CRB) (d)

### <u>Perioheral register A</u>

41. PRA is the channel number register, with all bits programmed as outputs. It contains the channel number of the channel currently being processed. During a fade processing routine it is initially loaded with the top channel, then successively decremented until it underflows. thus indicating that the last channel has been processed and transferred. (N.B. Channel 1 - all 0's)

## Control Register A

The bits loaded into CRA as part of program routine have the following functions.

Bit	Set to	Function		
 Ø, 1 (_2	Ø, Ø 	transfer of	accesses DDRA to condition of subsequence PRA	ent byte
 . 2 3,4,5	1,0,1	Produces strobe t strobe si been comp channel,	accesses PRA for trace CA2 at read-time to o accompany the PIA gnals that all the for this Yhat the analogue lend that the channel be decremented	generate a bus A. This ade processing has vels have

- 43. The DDR's are used to establish each individual peripheral bus as either input or output. This is accomplished by having the program (write 0 or 1 into the eight positions of the DDR when switched by bit 2 of CRA/CRB. 0 or 1 causes the corresponding peripheral data line to function as input or output, respectively.
  - 44. DDRA will thus always be loaded with eight 1's and DDRB with seven 1's and a Ø in the bit 7 position.

#### -Peripheral register B \_\_\_

45. PRB is the flag register with bits 0-6 programmed as outputs and bit 7 programmed as an input. It is loaded with the flag store for each channel before it is processed. The use of these eight bit is fully covered during description of the fade processing routine and its implementation. They are only briefly mentioned here.

-	Bit_7	<u>is the result of the comparison of the output D/A level</u>
		and the current analogue signal. The comparison is
***************************************		_digitised ; 0 if D/A > analogue, 1 if D/A < analogue.
		(para 48))
-5-	Bit_6	Program use
$\bigcirc$	Bit 5	All channels with this bit set are under channel control and are set to blink on the LED mimic. (para 67,70)
	Bit 4	Is set to denote a down-fade for the particular
		channel.(para 55)
	Bit 3	These bits specify which fader analogue or stage
	Bit 2	level is to be digitised by the program (para 66, table
:		3).
	Bit 1	Set if the channel is ON (> 1% lighting required) and
		used by the LED mimic card to illuminate the LED for the
		particular channel.
	D: L (A	

Bit 0 CHANNEL test point. Keyboard selection channel number flag.

#### Control register B

46. The bits loaded into CRB as part of program routine have the following functions:

-	Bit	Set to	Function
-0-			
	Ø, 1	1,Ø	CBI, resulting from the system 4mS timer
		<u></u>	multivibrator (but inhibited by CB2, see bits
		•	3,4,5), produces IRQBI, thus interrupting
			other system operations to update the MPU with
			a real time clock.
	(_2	Ø <b>)</b>	Data bus accesses DDRB to control the transfer
			direction of the subsequent byte through PRB
	2	. 1	Data bus accesses PRB for transfer
	3.4.5	Ø.1.1	CB2 is produced. This is used externally to the
			PIA to inhibit the 4mS timer multivibrator
		-Q	from producing CB1 and prevent the
		•	multivibrator from retriggering until CB2 is
			released so that any waiting interrupt is
			accepted. This inhibit is used so that PRB can
	2		be read as part of the A/D process without
			inadvertantly clearing an interrupt request.
	3,4,5_	1,1,1	See above. The next interrupt is the result of
(			the 4mS multibrator.
<u>'</u>	6	-	Not used.
	7	·- 1	Used to indicate the production of IROUI (see
			above). CBI sets bit 7 to 1 which in turn sets
		9	IROB1. It is cleared by reading PRB.

#### Fade processing routine

47. Every fade processing cycle (which starts up to 36mS after the start of the previous cycle and takes as long as necessary) goes through a fixed routine to update the level of each channel in use. It is necessary to understand this routine before contemplating the fade processing logic, as the purpose of this logic is to support the routine. The following paragraphs and Table 2 explain this routine which is built around and implemented through a hardware structure of 13 analogue registers (para. 56).

(Table 2 to be inserted as near Lere as possible)

- 48. Firstly the fader FULL reference level is output then the current fader levels are digitised. This is done on a bit-by-bit basis for the A/B UP, A/B DN and the T faders through a selection circuit under the program control of bits 2 and 3 of PRB within the PIA (para 66). This successive approximation digitising process is the comparison (PRB 7) of the analogue level (fader setting) against each digital bit level, starting at bit 7 and proceeding in steps to bit 0. If the fader setting is above 5% of full then bit 7 will be set as a 1 for sebsequent tests, if less it will be set as 0. Similarly bit 6 (representing 25%) will be tested with or without bit 7 as above and so onto bit 0 which represents 0.4% approx. Thus an accurate 8-bit digital representation of the three faders is built up in only 24 tests and retained in program storage.
  - 49. Next these digital representations of fader levels, together with their complements, are re-output to six of the fade processing analogue registers as the current fade process: and held for the duration of the cycle.
  - 50. The PIA and fade processing logic now goes through as many channel cycles as there are channels, starting at the top channel and ending after channel I is processed. Each time the flag, A, B, T and S stare contents for that channel are brought from their locations in RAM and wipht (inthat order). A BT as go to their fade processing registers consingthe crossfade calculation to accar. (Fig 2.2.2) The output of this calculation is applied to the top of the GM fader which delivers a STAGE level applicable to that channel. This becomes the channel analogue level associated with that particular channel. It also is digitised if necessary, either as part of a regular 10 channels per system cycle to maintain a current stage store for use on the VDU mimic, or on a regular once per cycle basis for the particular channel being metered. Digitising is done by the same process as used by the fader levels (para 48).
- 51. When all channels have been thus processed the fade processing routine completes and the microprocessor attends to its other program requirements.

A CYCLE START DUT PUT · Fader ref level (FF) (Program to face professochardware) (A/Bur fader setting) DIGITISE: (A/B DOWN forder Setting) 0800 (Into program) IT fader setting. A/B 0802 OUTPUT: LIP (Program to A/B UP 0803 fade processor nwol 0804 AlB hardware) 0805 NWOLL AB PROCECED WITH fade progress 0806 OTHER PROGRAM 0807 fade progress. REQUIREMENTS SET UP TOP CHANNEL NO (4-8 m 5 priod) IN PRA OF PIA Flag store (PIAPRB) DOUTPUT CHANNEL N: A store 8030 (Program to 0809 B store fral processor T 080A stone hard ware ) Stone 0808 LEVEL CALCULATION CHN ANAL - DUTPUT FOR CHANNELN: DIGITISE (IF REQUIRED) Composite STAGE level 0800 (Into pragram). Meter level 0801 DECREMENT CHANNEL NO IN PRA OF PIA & PRODUCE CHANNEL STROBE HAS LAST CHANNEL BEEN REACHED (N(O)? YES. No

Table 2 Fade processing cycle rowling.

	0 , (
Hardware description ·	
Clock control	
registers are	
52. The fade processing analogue / addressed in the lower half address area. Processing timing is controlled by two monosts	of the 21
(IC12) of luS and 3uS duration such that:	
	•
(a) The SYNC pulse ensures that the CLK pulse is stretche	ed to at
least Jus. This provides a delay of IMS between the address later	Lchange
least_lus. This provides a delay of IMS between the address later (which controls the analogue multiplexers) and the data later (which changes the analogue, level)	L change
(which changes the analogue lover)	

(b) The 3 MS monostable stretches the inhibit on the analogue register multiplexers. These are only output once per cycle so that the analogue level has settled before being sampled.

Total
Address and data latches
- Confidence is latched (IC
53. Address and data information for fade processing is latched (IC
20,21,22) under the control of the SYNC luS monstable or the stretched
CLK_resulting_therefrom_(para_52).
- Address-decoding
54. Address decoding (IC) 13,14,15) converts the addresses AG-A3, leiched by IC20, into appropriate control code for IC7-10. The address decoding can be considered in three parts.
three parts.

- (a) Addresses 0-7 are used to set up the system parameters used by each channel.
- (b) Addresses 8,9,A,B are output each cycle with the store levels for A,B,T,S. When output in that order they allow the crossfade calculation to occur. Multiplexer ICB selects the appropriate mastering level, whilst IC9 allows the earlier A or Tresult to be added to the next output. Demultiplexer IC10 is enabled to save the result.
- (c) Address C is used as the trial output for comparison with the selected analogue level for D/A conversion. Addresses D and are unused and address F is used to provide a test signal every system cycle for oscilloscope triggering.
- 55. In order to ensure that a channel on the down part of the mann crossfaders is correctly controlled, the PIA is loaded with the flag si if the channel is on a DOWN fade, and causes multiplexer IC. to switch to the correct fader mastering.

Pag. 2.2

uses the same process as the fade digitising (para 57); FULL is selected as the D/A reference and 1/2 LSB offset used in the successive

approximation techique (para 48).

Fader contols and analogue to digital processing

- 64. Fader controls on the front panel have their drive (top) levels adjusted by the processes described in the previous paragraphs. Fader wiper levels are input to the motherboard and undergo the following processing.
- 65. The A/B UP, A/B DOWN and T fader levels are all applied directly to a multiplex selection stage (ICC6) while the output (GM) fader, after being combined on a highest-takes-precedence basis with the analogue output from the manual fader wing (if applicable) (ICC5) become the channel analogue signal. Channel analogue is the prime output along with the current channel number and is passed to the channel boards to be demultiplexed. It is also known as STAGE, and as such is also applied to ICC6.
- 66. The multiplex selection organised by IC 6 is addressed by bits 2 and 3 of peripheral bus B of the PIA (Para 45 and Table 3). The required fader level is thus selected for the digitising process at the A/D comparator (IC 3) using the successive approximation techique (para 48). The comparison is sensed at by bit 7 at PRB of the PIA.

0-	PRB OF PIA BIT 3 BIT 2		SELECTION FOR DIGITISATION					
	Ø.		STAGE level, whose parameters have just been output A/B UP fader					
		Ø 1	A/B DOWN fader T fader					

Table 3 Digitisation selection addressing

Flash facility\_

operation is encoded (by transister VT\_27 on the motherboard) into the front panel matrix format, and hence read as a contact by the program. It thereby allows the bringing under control of all those channels needing to be flashed. Bit 5 on the peripheral bus B of the PIA, representing the channels selected for channel control, gates the flash commands (ICII). FULL is applied to the GM TOP line and OUT is applied to the GM FADER wiper line.

Program Cycle\_

is controlled by a 4mS multivibrator IC 27 which provides a regular interrupt via CBI and PIA action for fade timing and cycle timing control. Normally, at the completion of an output cycle, I to 2 periods (4-8mS) is allowed for other processing (e.g. contact / mimic, VDU updating etc.) before the next output cycle is commenced. PIA CB2 output is used to inhibit the multivibrator and interrupt triagering during an A/D conversion.

Channel Strobe

69. Monostable IC 24, triggered by CA2 from the PIA, produces a 70uS pulse timed to start 2uS in advance of the channel bus lines being changed. This signals that the analogue levels have settled for the channel number now output, but both will shortly change and should be latched now. At the end of the 70uS the new channels number and level will be set and sampling may commence.

Mimic-on-control\_

70. LED mimic displays are driven by program control of bits 1 and 5 of peripheral bus B from the PIA which contains the flag store for each channel. These bits designate, for each channel, that the LED mimic display should be on and whether it should blink.

3.c. t	2 Chap 3	PROGRAM	CARD (160	<u>.</u> L);		
	<u> </u>	Conten	ts			
					Para	T.
	General Detailed	descriptio	n		1 3	
in the second		Illustra	tions			
-		: 8K prog l_block_di			Fig. 2·3·1	
	Address_a	<u>Tables</u> rea select	ion	·	Table .	
	General					
	l. There is one plugs into the mo instruction data perform its normal plugged into slot the motherboard, card allocated and (Chap. 4,7) but multiple 2. Description of functional block of the description of the card descrip	therboard to enable l control l but can bearing in d slots 10 ay not all f the prog	bus struc the micro program. be plugg mind tha , 11 and 1 be used ram card	ture and processor The progra ed into and t slots 7 2 are also for these	orovides all the on the mother am card is normal of the twelvers, and 9 are and purposes.	ne coard to nally ve slots on lso memory allocated
	3. Address block exclusive -OR gate A15 with wired lin operation within (Table 1). When the true, clock (CLK) during read-time:	selection es (ICl4) nk selecti the design ne address	comparing on AP13, a ated 8K ac matches a	microprod API4, API5 ddress are and valid	cessor addresse o, thereby allo ea, normally E& memory address	es Al3, Al4 owing card 000 - FFFF 5 (VMA) is
	appropriate PRO	OM to be a	ddressed gate (IC15	(16) is d	thereby allow	
	Address Patch	AP15	APT4	V.D.1.3.		
	EØØØ - FFFF	OPEN	OPEN .	OPEN		

Table 1 Address area selection

OPEN

OP EN

LINK

C000 - DFFF

· ·	
	4. A threc-line to eight-line decoder (ICI) decodes the
(0)	mircroprocessor address lines Al0. All. Al2 to the appropriate one of
	eight integrated circuit PROM's (IC3 - IC10). One PROM is thus enabled
	to output the data programmed at the address defined by bits A0 - A9.
	5. The PROM's used are electrically programmed and can be
	erased for re-programming by strong ultra-violet light. 10 aviod this
	happening do not expose the PROM's to strong radiation, sunlight or
	other source of ultraviolet. The PROM's are supplied pre-programmed.
	when on a card referenced 1601 S they contain the standard facility

						Page 1(
Sect_	2_Chap 4	MEMORY	CARD (162	12)		GP.
-	e	Conto	ents	• ;	.Para	
<u> </u>	Genral			`	1	* *
	De talle	d description	1		5	
=		Illustr	ations	. :	Fig.	·
	DUET de	sk : 8K memor function	y card :	diagram	2.4.1	
		Tabl	es		Table	
	Memory c	ard position				
G	eneral	position	J			
	×112.01					212
`c a i	A,3, and 9. S is possible. ands position and thus make n. Memory can	ns are decode s slots 7,3 a	ed within_ and 9 uniq	the microproue when memo	the order th	nat the three
	Capacity	Posn 7	8 .	9		
	4 K	4K			-	
	8K	8K				
	16K	8K 8	4 K 8 K			
- 1	- 20K	8K	8K	4K		
	24K	8K	8K	8K		
	Table 1	M				
<u> </u>		Memory card	•			
' 3.	The mother	poard wiring, rd, ensures t	in conju	nction with	OVC I I TOR	
th	ch memory can e following a	rd, ensures t addresses	hat the c	ards commenc	e to be avai	ilable at
	Card Slot	·	Starting a	ddress		
	7		16K (/	1 (4/4/1)		

7 16K (4000) 8 24K (6000) 9 32K (8000)

4. Description of the memory card is made with reference to the functional block diagram, fig. 2.4.1, and to the circuit diagram.

#### Detailed description

- 5. Address area selection is achieved by exclusive -OR gates IC5 . comparing the microprocessor address with wired parameters from the motherboard and thereby only allowing card operation within the designated 8K address area. When the address is within this area, clock, together with valid memory address (VMA) enables three things to occur:
  - (a) the OK to 7K decoder, (ICII) is enabled, thereby allowing the RAM to be addressed :
  - RAN to be addressed (b) the input/output gate (IC3,4), brought under read/write (R/N) control thereby connecting the RAM with the data bus, D0-D7
  - (c) A luS monostable IC2 is triggered to slow the microprocessor. This allows for the slower response of the memory devices.
- 6. The RAM array is organised as eight IK addressed columns by eight I-bit addressed rows. For a 4K card only the first columns are filled; for an 8K card all columns are filled. Columns are selected by the appropriate output of the 3 to 8 line decoder ICII and address lines AØ to A9 are wired to all positions.
- 7. Each row is wired to one dataline, DØ to D7, but since the usual memory requirement is only ó-bit, rows providing DØ and D1 are left infilled. There are pull-up resistors on the memory device output lines and non-inverting data bus gates are used, causing the device data to be low-active. This ensures that missing devices return Ø's when addressed.
- 8. Power for the RAM is backed up by three nickel cadimum rechargeable batteries which provide 3.6V. In the event of power failure or shutdown they ensure that memory contents are retained and data is not corrupted.
- 9. With +5V available it is applied through a series switch VTII to provide the supply designated + BATT. Upon power failure VT9 and VTIØ act to switch off VTII and the supply is now provided by the battery via D8. At the same time VT9 switches off VTI2 which provides, via VTI4, a power fail drive which operates on the reset line. This inhibits the strobing of RAM addressing and the writing of data into RAM.
- 10. VTI3 and associated circuit senses the level of the +5V supply. Should this fall below +4V (approx) VTI3 switches and, via VTI4, produces power fail drive.
- 11. Battery charging is achieved from the +15V supply via D4 and takes place whenever power is applied. Charging takes approximately 12 hours from a completely discharged state. Batteries are subsequently kept topped up by the normal process of having the equipment running and will last for a minimum of 1 month without power.

		Contents	Para
	General		1
	Detailed descripti	on	
9	Control functions_	<u>.</u>	4
•	Riggers interface card		9
	-	lustrations	Fig.
	DUET desk : serial	_link_card :	119.
		onal block diagram	2.2.1
	General		
	1. There are two types	of serial link car	d, F or R, which are
	floory disc unit or rig	ded to interface th	e asynchronous data from t
	floppy disc unit or rig	ata can be consider	ed in this case to mean
	serial data of an inter	mittent nature orga	nised by an independent
	<u>synchronsiing</u> standard.	Both cards are fun	ctionally the same, the or
	difference being the pr		
	the circuit diagrams.	h reference to the	functional block diagram a
	the motherboard bus str	d can be plugged in ucture, bearing in	to any of the twelve slots mid two considerations :
	(a) positions 7-9 a	nd 10-12 are assign	ed to memory and channel
	cards, but vacant spa	aces at this end of	the bus could be used.
	Positions 1-6 are mu	Itipurpose, non-all	sk rear connector must
	connect with the care	d.	sk rear connector must
	3. The card contains a	n asychronous contr	ol interface adaptor (ACIA
	which transmits and rec	eives serial data a	nd control signals. 2K of
	program in two IK PROMs	provides a control	program which is specific
_	the external device being	ng interfaced,	
-	Datailed description		
	Control functions		
1	4Address_grea select	tion for the serial	link card is achieved by
	exclusive -OR gate (ICó.	,7) comparing micro	processor addresses All-Al
	with wired link selection	ons <u>APII-API5</u> there	by allowing card operation
	only within a designated three things to occur :	d address area. Add:	ress area selection enable
			2
	program instructions	can be read from D	ogram is enabled and thus
	(b) the card data in	nput/output dating	is brought under read/writ
	control		
	(c) the ACIA is part subsequently be addre	tially addressed at essed at CS2. (para	CS3,1 so that it can
		*	· · · · · · · · · · · · · · · · · · ·
		se on address decod	ing the ACIA is addressed will respond to any of th
		in the united and	MITI LESSONG LO SUA OL LU
	addresses. This area is	defined by address	bits A3-A10 as applied to

- 6. Card program, preset into the two IK PROMs, is output to the microprocessor for all but the last 8 bytes of the 2K address area. The microprocessor can read and write the required data and control when the ACIA is addressed at the final 8 bytes.
  - 7. Data gating out of and into the card is on a read/write basis at clock (CLK) time during the selected address block (ICI,2,12).
- 8. Clocking, for the ACIA to handle the data to and from the external serial line device, internally generated. A crystal oscillator, followed by divider stages (ICIS, 19) produces nine baud rate frequency options which can be selected by links via a de-multiplexer IC20. Full details of baud rates available and the links needed to select them are on the circuit diagram.

#### ACIA operation

- 9. The ACIA operates when its address inputs CSØ,1,2 are satisfied (para 4,5) and thereafter the microprocessor can converse with the ACIA on a read/write basis at two addresses defined by AØ. The microprocessor sees the ACIA as two memory locations tobe treated in the same manner as any other read/write memory. AØ and R/W define the following internal registers within the ACIA:
  - (a) control register write AØ = Ø
  - (b) status register read  $A\emptyset = \emptyset$
  - (c) transmit data register write  $A\emptyset = 1$
  - (d) receive data register read  $A\emptyset = 1$
  - IØ. The control register is an eight bit write only buffer which controls operation of the ACIA receiver, transmitter, interrupt enables and the request-to-send control line. The program sets up and controls this register as required.
  - 11. The status register is an eight bit read only buffer which informs the microprocessor of :
    - (a) the state of the input lines CTS and DCD
    - (b) the status of the transmit and receive data registers and
    - (c) the interrupt state of the ACIA.
  - 12. When AØ = I a data byte for outputting can be transfered from the microprocessor to the transm it data register during write-time. It is subsequently converted from parallel to serial form for output. Conversely, during read-time, a byte of data previously converted from serial to parallel form and held in the receive data register, is passed to the microprocessor. When a complete byte has been received from the paripheral unit it generates an interupt request (IRO) thereby asking the microprocessor to accept the data. By inserting link INTP this can become a non-maskable interrupt (NMI) which establishes it as a higher priority, if required.
    - 13. Output to and imput from the serial data interface unit is via buffer stages IC 21, 22.

# Riggers interface card

(14. An additional interface card, located on the rear panel is used in conjunction with the (R) version of this card. This matches the 3V operating levels of the riggers control with signal and threshold levels of the ACIA (see

( )	VDU INTERFACE CARD	(1004)
	Contents	
		Para ·
<u>General</u>	¥	1
Video display con	ncepts	4
Detailed descript	tion	7
Microprocesson Two-page organ	r interface	12
Internal timir	ni sation	13
Character gene	ng eration and output	17
	station and output	27
· .	Illustrations	
		Fig.
Composite video		1 ty.
Composite video o	output	2.6.1
DUET desk: VDU i	nterface card :	
functional block	diagram .	2.6.2
· · · · · · · · · · · · · · · · · · ·	Tables	
	TANTA	
)——————————————————————————————————————		Table
Line and frame tin	ning	1
Character_generati	ion PROM contents	2
General		
position on the screen.  with desk status inform a standard video output	The display consistation, all of which	eed mimic information from the play unit, if the system processor address, is allocated struction data can be read and on a uniquely addressed sts of channel data, together h is converted by the card to
(a) positions 7-9 ar cards, but vacant spanning Positions 1-6 are multiple (b) the video output connect with the card	nd 10-12 are assign aces at this end of ltipurpose, non-all t cable from the de	sk interface socket must
(a) positions 7-9 arcards, but vacant spanning Positions 1-6 are multiple (b) the video output connect with the cards.  3. Description of the Vigurational block diagrams.	nd 10-12 are assign aces at this end of ltipurpose, non-all t cable from the de	ned to memory and channel the bus could be used. ocated slots. sk interface socket must
(a) positions 7-9 ar cards, but vacant spanned positions 1-6 are multiple (b) the video output connect with the cards.  3. Description of the Vacant functional block diagrams.  Video display concepts	nd 10-12 are assign aces at this end of ltipurpose, non-all t cable from the de d. /DU interface card n and to the circuit	ned to memory and channel the bus could be used. ocated slots. sk interface socket must is made with reference to the t diagram.
(a) positions 7-9 are cards, but vacant spanned positions 1-6 are multiple (b) the video output connect with the cards.  3. Description of the Vacant functional block diagrams.  Video display concepts.  4. The video to be display the VDU interference.	nd 10-12 are assign aces at this end of ltipurpose, non-all t cable from the ded.  /DU interface card and to the circuit	ned to memory and channel the bus could be used. ocated slots. sk interface socket must is made with reference to the t diagram.
(a) positions 7-9 are cards, but vacant spanned Positions 1-6 are multiple (b) the video output connect with the cards.  3. Description of the Vacant functional block diagrams.  Video display concepts.  4. The video to be display the VDU interface cards monitor with its own power the following functions.	nd 10-12 are assign aces at this end of ltipurpose, non-all t cable from the ded.  /DU interface card and and to the circuit layed is organised at the display uniter supply. The VDU:	ned to memory and channel the bus could be used. ocated slots. sk interface socket must  is made with reference to the t diagram.

- program is read by the microprocessor.
- (b) The microprocessor computes the data required and deposits it as a character code in random access memory on the card.
- (c) Internal timing, which defines line and frame scantiming, also co-ordinates data memory storage and retrieval and then controls its application to the character generator. Data display is now
  - independent of microprocessor control. (d) Characters are output as a series of dots in sychromism with line and frame time and are output to be built up by the CRT raster in the video display unit.
- 5. Display organisation should be considered on two counts; the composition of individual characters and the data presentation over the entire face of the CRT.
- 6. Individual characters are built up as a dot matrix five wide and seven nigh. An extra dot space is added for vertical character separation and three line spaces are added (one above and two below) for horizontal separation. Total character space is thus 6 dots wide and 10 lines high.
  - 7. DUFT video display unit presents 24 rows of data, each row containing up to 64 characters. Thus the usable CRT frame consists of 740 lines, each line having 384 dots.
- · Video presentation (when 50 Hz is the input supply) is traditionally 625 lines of interfaced information, i.e. odd lines are presented on one frame and the even lines presented on the next frame thus giving two interfaced frames of 312 1/2 lines. When 60 Hz is used 525 lines of interfaced presentation is the norm.
- 9. DUET does not use interlacing; it refreshes the entire presentation every frame. The frame thus consists of 312 lines from 50 Hz, or 262 lines from 60 Hz. As 240 lines are required for data presentation (para 7) there is (respectively) a surplus of 72 or 22 lines. A common line time of 64 us is used in both cases, of which signs is used to display the 64 characters, the remaining time being taken by 20 dummy characters.
  - 10. So far overall times and useful times have been specified without consideration of the lost time incurred by line and frame flyback. These are absorbed into the surplus time and blanked, along with unused time. Total times are examined in Table 1

		Timing	Frame	Timing (50 Hz)	Frame	Timing (60 Hz)
	Character space	Allocation	Character	Allocation	Character	Allocation
	0-63	Data	0-23	Data	0-23	Data
	64-69	Spare - blanked	24-26	Spare-blanked	24.0,24.1	
	70-75	Line sync pulse -blanked	26.0, 26.1	.*	,	Frame sync pulse - blanked
	76-83			Frame sync pulse-blanked	24.2-26.2	Flyback time - blanked
	70 83	Flyback time -blanked	26-2-27-1	Omitted		-blanked
-		- blanked	27.2-29.1	Flyback time -blanked		
			29.2-31.2	- blanked Spare - blanked		
	Gameler					

Table 1. Line and frame timing

(	ll. The counters which define the parameters of line and frame must also assemble the data for display only at the valid times. It must also, at the setting of a 50 Hz/60 Hz switch, be able to adapt the two frame requirements to a common data handling format. The following paragraphs describe how this is achieved.
	Datailed description

\_Microprocessor\_interface\_

12. Links APII-API5 (as selected during commissioning) define the address block within which the VDU interface card operates (IC3,5). Within this area read and write control (IC23), at clock time, allows the card program data in PROM to be read by the microprocessor and the required data from the microprocessor to be written into the card RAM.

<u> Two-page organisation</u>

- 13. The 2K of RAM is organised as two 1K pages each with its own data input/output gating and address line switching. The addressing is organised so that alternate characters along a TV line are contained in the alternate pages. This means that as character data is output along a line, it is taken from alternate pages each character, leaving the other page free for about 70% ns. During this time the other page is available for writing by the microprocessor, and it follows that any location in either page will not cause the microprocessor to wait more than two character spaces before a complete character time is available for writing.
  - 14. The locally generated bit CTR 0 is the controlling, switching and synchronising signal used during the two page operation. Ten two-way address line switches (IC27 to IC31) controlled by CTRØ altemately switch the two pages of RAM between Al-Al0 and CTRI -CTRIØ. Data input and output of the RAM pages are switched between pages by CTRO as is the write enabling (WEØ, WEI) of the RAM pages.
  - 15. Writing of a RAM page (ICII, 12 and 16) commences with the input of a write request from the microprocessor on the R/W line in the defined address area. Two monostables (ICI6) are triggered; the first produces a sync pulse of up to 3.5 uS which it returns to the microprocessor, and the second produces a 200 nS write delay pulse which inhibits the start of a write cycle until data is settled. Clocking is the result of exclusive -OR gating AØ and CTRØ by part of IC4. This synchronises the beginning of RAM page availability by clocking bistable IC12.
- from the character timing counters (para 18) and uses AØ to enable one of the two-page write enable signals (NEØ,NEI) (ICII). WEØ or WEI thus latch the microprocessor data into the RAM, synchronised by the timing of CTRØ. When the write-time signal terminates the production of WEØ and WEI it clocks the other bistable within ICI2 (previously primed as the first bistable sets) and its output terminates the sync pulse thus allowing the microprocessor to proceed ICI2 to clear.

#### Internal timing

- 17. The purpose of internal timing on the VDU interface card is threefold:
  - (a) it provides a character addressing sequence to extract character data sequentially from the 2 page RAM (b) it provides line and frame synchronisation for the CRT in the display unit
  - (c) it adjusts the timing used for CRT drive and applies to it to data handling (after it is read from the two-page RAM) in order to fit data presentation into the valid times (Table 1)
- 18. A basic frequency of 7,875 MHz is provided (by a crystal oscillator) as the basic dot rate frequency for character generation. The basic frequency is applied to a ÷ 6 counter (part IC24) which defines the number of dots within a character width. A bistable (half of IC26) is toggled at this divide-by-six frequency to provide a write-time pulse midway in a character space.
- dividers (IC32,33) provide a divide-by-84 count to define the number of characters per row. 64 counts of the 84 are generated as CTRO CTR5; these define the vertical space into which data is to be inserted. They out. Decoding of CTRO CTR5 and an overflow bit defines the timing of other events within a line cycle, i.e. flyback, blank time etc. (Table 1).
  - 20. A bistable (part IC26) sets at a count of 20 over the 64-count and clears down the line counters to start a new line. Another bistable (part IC43) sets at a count of 6 over the 64-count to provide drive for the lines-per-character counter (IC40) while simultaneously delivering a line sync pulse onto a composite line/frame sync line.
  - 21. The lines-per-character counter (IC40) is wired to deliver a 10-count to the character generator and then trigger the character row-per-frame counter CTR6-10 (IC41 and part IC26) which is used by the RAM to provide the row address for the character read.
    - 22. To diffenentiate between 500 Hz and 600 Hz operation-
  - 'a count jump is organised between the second line of count 26 and 27 (50 Hz) or 24 and 30 (60 Hz). In this way the line format is switched for 50/60 Hz operation while maintaining the displayed data in a suitable position.
  - 23. And-gate IC35/6 decodes either row count 24 or 26, as enabled by controlled inversion of the 2's count by IC45/3. Frame blanking is provided at counts over 24 by AND-gate IC35/8.
- 24. The two bistables within IC44 are clocked two line sync pulses later (which uses up the two extra lines within the frame). The two counters (IC40 and 41) are reset to their starting points by one bistable while the frame sync pulse is produced by the other. IC43/5 controls the timing and length of the frame reset pulses clearing them at the end of a line sync pulse (para 20). The frame sync pulse is cleared two line sync pulse intervals later.

25. Frame sync pulse is combined with the line sync pulses to produce a composite sync line where line sync pulses are short (4.2uS) and frame sync pulses longer (50 uS, approx). Composite sync is produced at IC43/9 by line sync decode (para 20). When frame sync is produced, the setting of IC43/9 is extended, via its preset input, which is driven by frame sync plus a row character decode of 12 at IC35/12. Frame sync, produced for two line sync pulse intervals, stops

between character counts 64 and 70.

This is so that line sync circuits in the VDU can be refreshed even though a frame sync is current. The interruption is brought about by network C27 and R44 and the exclusive -OR action of IC34/8.

26. line blanking, defined by any count over 64 character widths, and frame blanking, defined by any count in excess of 24 character rows, are combined by IC34/II to a composite blanking instruction.

<u>Character generation and output</u>

27. The RAM information is refreshed as required by the microprocessor but is repetitively read out from the RAM every frame of CRT scan. CTRØ defines which page of the RAM is gated out and whether the microprocessor or screen display counters address the page. Outputs from both pages are gated together and refered to as VDO 0-VDO 7. (video data outputs).

Address	Character	Adáress	Character	Address	Character	Address	Character
0	ୁ ର	10	P	20	Space	30	Ø
1	Α ,	11	Q	21	1	31	í
2	5	12	R	22	1)	32	2
3	C	13	S	23	#	33	3
4	D	14	T	24	\$	34	4
5	E	. 15	u	25	%	35	5
6	<b>F</b>	16	V	26	&	36	6
ר	G	17	W	27	,	37	7
8	н	18	X	28	(	38	8
_ 9	1,	19	Y	29	· )	39	9
A	J	_ 1A	Z	2A	未	3A	:
В	K .	18	[	23	+	38	•
c	L	10		2C	5	30	Ź
D	Μ	10	]	20	-	3D	=
E	N	18	^	26		3E	>
F	0	16	(RU. 1 of	2F		3F	?

Table 2. Character generation PROM contents

	23. Dits VDO 0-VDO 5 select one of 64 programmed characters. These	
	23. Bits VDO 0-VDO 5 select one of 64 programmed characters. These consist of 26 letters, II figures 26 symbols and a space. Full det	ails
-	- District deficient cooling is given in Table 2. VIII) bits 6 and	7
	define special conditions which are program defined and are to be	
	applied to the character defined by bits 0-5. These special condi	tions
	are:	

		Bit 6	Bit 7	
(s)	_normal_video	Ø	Ø	a• ∧
	dim video			
(c).	blink_normal_yideo	Ø	<i>v</i>	
(d)	reverse video (black on white)			

29. Latches (IC35,38) are used to keep control and data signals synchronous. VDO bits 0-5 then address the character generator (IC39) along with the ten-count output from the line-per-character counter (IC40)(para 21). The character generator contains the information to build the character, now that it knows which character is required and which line it is working on. It outputs, in parallel form, the six dots for that character line.

30. Two shift registers (IC46,47), serially connected, convert the character data from parallel to serial form at the final output. These registers parallel load the character generator PROM data for one bit time, then shift right the remaining bits for the next five dots while the character generator perpares the next character.

31. Of the special conditions specified in para 28, blink, together with blanking, inhibits the character generator, reverse

applies an attenuation to the video at the output stage. In order to keep the dim and reverse signals synchronous with the video processing they are double clocked through sections of IC46 and IC36 respectively.

32. Video output is IV at  $75\Omega$  as delivered by VTI. VT2 clamps the output to OV at sync pulse periods: at other times black level bias (0.3V) is produced by R47,48, D2; peak white bias (IV) by R49,D1 and dim ettenuation (0.6V peak) by R50,D3.

(FIG 2.6.1 GOES HERE)

Sect	2 Chap 7 48-WAY CHANNEL CARD (1603)	
	Contents	
i.e	Para	
	S y .	
	General I Detailed description 4	· · ,
-	Illustration	
	Fig.	
	DUET desk: 48-way channel card:  functional block diagram . 2.7.1	
_	General .	
()—	1. Channel cards provide 48 channel outputs from the motherboard channel bus input. This is achieved by sampling then holding the multiplexed analogue output for each channel on a capacitor, this then used, via a buffer amplifier, to drive the dimmer. The cards allocated three slots within the bus structure, these being position. I.G. II and I.2. The number of boards used obviously depends on the channel capacity of the particular desk; 36 and 48 channels only near board, 60, 84 and 96 channels need two boards whilst 120 channel require three boards.  2. Motherboard wiring in connection with channel group selection I on each channel card ensures that the following channel allocations apply.	are ons eed els
	Cerd slot Channel allocations	
3	10 1 - 48 11 49 - 96	
<u>-</u>	12 97 - 120	
)· 	3. Description of the 48-way channel card is made with reference the functional block diagram, fig. 2.7.1 and to the circuit diagram.	0
	<u>Detailed_description</u>	
	Channel group selection within the card is accomplished by IC2, four-bit binary adder. The motherboard wiring provides a fixed counfor each board. When this is added to channel number (CHN $\emptyset$ - CHN $\delta$ applied to each board from the bus, it off sets the count of bits C - CHN $\delta$ and causes the adder to start at zero for channel codes of $\emptyset$ and 96. The binary decoder (para 5) is enabled at this time.	t ) HN)
	5. The current channel number and analogue level are sampled on CI C8 until channel_strobe (CHN STB) occurs. This signals that the chanumber and analogue is now correct but will change in 2uS. CHN STB (70uS_duration) freezes the current data and drives decoder IC6 whi if correctly addressed for these channels, enables one of the six demultiplexing switches IC7 - IC12. These, in turn, enable one of to output capacitors C16 - C63 to be charged to the analogue level outp by IC5. This can be between OV (out) and -IOV (full).	ch,

- - 7. Channels are output in a downward progression starting with the top channel and decrementing through to channel I (CHN = 0). The sequence then pauses for 4 8 mS/starting again.
  - 8. Analogue demultiplexing circuits operate from a negative supply of -ILV provided by zener diode DI. A comparison with this -IIV and a fraction of the -I5V supply (-I2.2V) is made, so that if the -I5V supply drops below -I3.5V, IC5/I and VT2 clamp the analogue sample capacitors to OV to inhibit outputing and protect the demultiplexers. A RESET signal via VTI also resets the capacitors.

-- -- 1 1

#### Detailed description, 120 way

- 8. Timing sequence for the decode is established by two monostables of 2MS and 2DMS (IC35) which, operating serially, define (firstly) row operation then column operation. The PROM contains column drive information in one half and row drive in the other half, the two halves being addressed sequentially as defined by the timing sequence line which controls A6 address input.
  - 9. Row decode from the PROM is provided by data lines DØ and DI which are clocked into two bistable latches (IC31). A three line to eight line selection is achieved by IC34 to provide appropriate row ON drive via VT121 VT124 when CHN ON is set and row OFF drive (four alternate lines) when CHN ON is clear. The ON and OFF drives are then diode gated onto the selected bit input (row) of all the 4-bit latches driving the LED's, prior to the appropriate column being clocked by the column decode. The other bits in the latch are left as set by their feedback resistors setting their D inputs.
- 10. Column decode data from the PROM has the CHN 0 (latched) input added to it to provide a 32 line decode, the last two of which are unused. This is achieved by four 3 line to 8 line decoders (IC39 42) decoding PROM bits DI and D0 together with CHN 0 and decoder selection being done by 2 line to 4 line decoding of PROM bits D2 and D3 (IC32). The 30 column drive lines each clock four latches.
- 11. The mimic data latches are thus the focal point of a 30 x 4 matrix. When set, the latch outputs light their particular LEDs through transistor drive stages.

st 2 Chap 9 FRONT PANEL:	
PANEL MOTHERBOARD AND OTHER ITEMS (1606,1609,1610,1611)	
Contents	
	Para .
General  Datailed description	1 3
Illustrations	
	Fig.
DUET_desk : front_panel_motherboard_anditems : block_diagram	other 1 -
General	
visible when viewing DUET from the front nounted on the front panel motherboard a the desk front. Others are independent of mechanically, but have their electrical through it. The numerical indicators are front panel motherboard, being mounted or which are electrically connected straight.  2. Description of the front panel items block diagram, fig. 2.9.1 and to the variable.	Most of these items are and appear through appear through appear through the front panel motherboard connections to the system made likewise independent of the their own small printed cards to the processor motherboard.  is made with reference to the
Detailed description	
3. Functional description of front panel that. 2 which shows how the control and of the microprocessor. The PROGRAM section of displays affect the program. The descript controls and displays themselves.	display functions interface to describes how controls and
4. Push switches SW1, SW5 to SW43, together dual-in-line switch_SW2 and the fade-time within an address encoding diode matrix.	switch SW4 are all contained Selection addressing of the encoded selection is output on push switches contain lamps de-time switch has two seconds settings while a These LEDS are on a small 8 on the front panel

- 5. The four faders; A/B up, A/B down, T and output (grand master) are all separately mounted items which connect respectively to P17, PL6, PLB and PL3 on the front panel motherboard. The wheel assembly is similarly mounted. It contains a drive which turns a regularly-slotted disc, the slots providing optical encoding for two light emitter/receiver devices. The positioning of the two optical encoders is critical, as the square wave output of the first must be 90° in advance of the second (Sect. 2 Chap. 2). The wheel information connects the front panel motherboard through PL9.
- 6. Numeric displays are of the seven segment type with the first digit of the channel/memory indicator being solely a 1 with + or options, and all three digits having decimal point options. Drive to the Ø-9 digits is in binary coded decimal form, the coding for each figure providing the drive to illuminate the appropriate segments. Both numeric displays are mounted on their own printed circuit card which connects directly to the processor motherboard.

St( : 2 Chap. 10 POMER SUF	PPLY UNIT & LAMP REGULATOR (1878)
•	Contents
	Para
General  Detailed description	1 4
General	
<u>left of the desk. It co</u> Gould which delivers th	or DUET is housed in a sub chassis at the back possists of a power supply unit manufactured by the DUET requirements of +5V+15V and -15V from a solution at the back possists of a power supply unit manufactured by the bull of a power supply and the back possists of a power supply unit manufactured by the back possists of a power supply unit manufactured by the back possists of a power supply unit manufactured by the back possists of a power supply unit manufactured by the back possists of a power supply unit manufactured by the back possists of a power supply unit manufactured by the back possists of a power supply unit manufactured by the back possists of a power supply unit manufactured by the back possists of a power supply unit manufactured by the back possists of a power supply unit manufactured by the back possists of a power supply unit manufactured by the back power supply unit
<pre>push-fitted to the chas supply monitors (+15V, -</pre>	Nuced by a lamp regulator card which is sis at the rear in such a way that four LED 15V, +5V, +LPS) and a lamp supply adjuster show to of the rear of the desk.
3. Description of the circuit diagrams of the	power supply is made with reference to the power supply and the regulator card.
<u>Detailed description</u>	
neutral and its three o	oply unit is separately fused at 3.15A (for 220V) as input is neon monitored between the line and outputs are LED monitored on the lamp regulator is of this unit, the manufacturers information PPENDIX section.
and -15V delivered by t(RVL) is part of a resi voltage between 2V andamplifier, IC1IC1_is	card uses and monitors (LED 2,3,4) the +5V, +15V the power supply unit. The lamp intensity control stive path between +5V and OV and it applies a 4.5V to the inverting input of an operational slow to react to changes of input due to for RIØ and feedback capacitor C5. This ensures
regarded as a unity gai  3A and 5A for voltages output. The output is	sistor stages (VTI -VT4) driven by ICI can be n amplifier providing current limiting between between +2V and +4.5V when delivering the +LPS fedback to the non inverting input of the co establish the regulation loop.